通信,拉近世界的距离!
您的位置:首页 >资讯 >业界新闻 >查看资讯

从芯片实验室到聚光灯下:ADI 女工程师的电路设计之路

移动通信网 程然

在以男性为主导的模拟集成电路设计领域,女性从业者占比仅约 11%。Analog Devices(ADI)消费电子部门的模拟 IC 设计师 Preethi Ashwath 是这少数群体中的一员,她参与开发的“可听戴”(hearable)与健康监测设备,正把芯片设计这项幕后工作推向大众视野。这位 IEEE 会员的故事,为半导体行业的人才多元化讨论提供了一个具体样本。

从幕后走向台前的技术传播者

许多工程师更习惯在实验室里打磨技术,而非面对消费者讲解产品。Ashwath 去年在拉斯维加斯消费电子展(CES)上完成了角色转换:她现场演示了 ADI 的新款耳塞——这款设备能通过耳道内的振动信号追踪使用者的心肺健康状态。凭借将复杂技术转化为通俗语言的能力,公司随后选定她作为多项行业活动的代表。

“我逐渐把演讲视为对领域贡献的一部分,而不是与技术工作割裂的额外任务。”Ashwath 表示。她还就静电放电(ESD)等专题做技术报告并参与panel讨论,因为这类活动“能触达团队之外更广泛的工程师群体”。作为 IEEE 电路与系统学会的活跃志愿者,她的参与方式还包括发表论文、评审会议论文——用她的话说,无论是设计半导体产品还是技术布道,目标都是推动工程社区和领域本身的成长。

ESD 保护环:芯片安全的第一道防线

Ashwath 成长于印度班加罗尔,高中物理老师的引路和攻读工程学位的姐姐,让她早早锁定了工程方向。在班加罗尔 SJB 理工学院取得电子与通信工程学士后,她赴加州大学欧文分校攻读电气工程硕士。在英特尔圣克拉拉的实习经历改变了她的职业规划:接触电路设计、封装设计以及 Ansys Totem 等可靠性验证工具后,她意识到设计才是自己的兴趣所在——“从规格出发,搭建电路、仿真,然后等待流片返回。设计成功的那一刻,满足感是真实的。这教会人耐心和坚持。”

加入 ADI 后,她的工作重心是可听戴与可穿戴产品中的 ESD 保护环(pad ring)设计——即围绕芯片最外缘构建的保护电路边界,用于抵御静电放电损害。静电放电可能直接损伤电路路径,或引入潜在缺陷,导致芯片在生命周期后期失效。“在拥有多个电压域的芯片上,必须规划保护结构在整个 pad ring 上的布局与连接,并且一次做对。出错的话,芯片在现场失效后极难定位调试。”她解释道。这项工作既要求深入理解器件物理,也要求把握整颗芯片的系统架构。

她的日常工作还包括设计集成电路的基础模块,在集成前进行严格验证,并与 ESD 顾问、版图设计师及数字团队协作,确保模拟电路与数字逻辑正确协同。2024 年,她凭借“在一个关键项目中具有显著跨职能业务影响的出色工作”获得公司 Impact Award。

人才多元化的行业启示

Ashwath 的经历映射出半导体行业的一个现实课题:模拟 IC 设计作为高度专业化领域,人才储备本就紧张,女性占比不足又进一步限制了人才池的规模。她从高中启蒙、家人引导到实习转型的完整路径,说明早期引导和职业实践机会对留住工程人才的作用。从长期看,随着可穿戴健康监测等消费级应用对混合信号芯片需求持续攀升,兼具技术深度与沟通能力的设计人才,将成为连接芯片研发与终端市场的关键纽带。


出处:From Chip Lab to Center Stage

英文原文
Many engineers are more comfortable working behind the scenes developing technology than speaking to consumers about products. But Preethi Ashwath has learned to take center stage, talking about the “hearable” and wearable devices she has had a hand in developing as an analog integrated circuit designer in the consumer electronics division at Analog Devices of Wilmington, Mass. The IEEE member is one of the few women who work in the specialized field , where about 11 percent are female, according to career platform Zippia . Preethi Ashwath Employer Analog Devices, in Boston Title Integrated circuit designer Member grade Member Alma maters SJB Institute of Technology in Bengaluru, India; University of California, Irvine Ashwath stepped out from behind the scenes last year to meet with attendees at the Consumer Electronics Show (CES) in Las Vegas. She demonstrated Analog’s new earbuds, which track people’s heart and lung health through vibrations in their ear canals. After she demonstrated her ability to explain the technology to consumers in simple terms, Analog selected her to represent the company at other events. She says she has “come to see speaking as part of contributing to the field, rather than something separate from technical work.” She also gives technical talks on various aspects of electrostatic discharge (ESD) and other topics, as well as participates in panel discussions, she says, because they “reach engineers well beyond my immediate team.” Ashwath is an active volunteer with the IEEE Circuits and Systems Society . “Whether through designing semiconductor products, publishing technical articles, reviewing conference papers, or speaking at industry events, I try to contribute to the growth of the engineering community and the advancement of the field,” she says. Discovering circuit design at Intel Ashwath, who grew up in Bengaluru, India, learned about electronics engineering from her high school physics tutor. That introduction led her to take electronics as one of her core courses in her final years there. At the time, Ashwath’s older sister was pursuing an engineering degree. “Between my interest in electronics and seeing her already on that path, it became clear to me that engineering was the way to go,” Ashwath says. After earning a bachelor’s degree in electronics and communications engineering at the SJB Institute of Technology , in Bengaluru, she wanted to pursue a career in very-large-scale integration . But that changed once she moved to the United States and began her master’s program in electrical engineering at the University of California, Irvine . She discovered her passion for circuits and devices during an internship at Intel in Santa Clara, Calif. She learned about circuit design, package design, and reliability verification tools such as Ansys Totem. “Seeing every layer of the chip development process gave me a more complete picture of what goes into building a semiconductor product,” she says. “Through that experience, I realized I felt most connected to design. “It was the hard work and creativity that drew me in. You start with a specification, build a circuit, simulate it, then wait for the chip to come back from fabrication. When your design works, it’s a real feeling of satisfaction. It teaches you patience and perseverance.” After attaining her master’s degree, she was hired by Intel as an analog design engineer. She gained experience in mixed-signal circuit design before joining Analog. In her current role, she works on consumer hearables such as earbuds and wearables including fitness trackers and health monitors. Her main focus is designing ESD pad rings, the borders of specialized circuits built around a microchip’s outermost edge to protect it from the discharge , which can damage circuit paths or introduce latent defects that lead to failures later in the chip’s life cycle. “On a chip with multiple voltage domains, you have to plan how the protection structures are placed and connected across the whole pad ring—and get it right,” Ashwath says. “A mistake there could cause a chip to fail in the field in ways that are very hard to debug afterward. “It’s detailed work that requires understanding both the device physics and how the whole chip fits together.” Part of the job is designing and creating an integrated circuit’s building blocks, including ESD protection structures and other mixed-signal blocks. Ashwath conducts rigorous checks to verify they work as intended before being integrated into a chip. She collaborates with ESD advisors, layout designers, and the digital team that designs the chip’s digital logic. “I work with them to make sure my analog circuits and their digital blocks work together correctly,” she says. “No two days look exactly the same.” In 2024 she was recognized with the company’s Impact Award for her “exceptional work on a critical project with significant cross-functional business impact.” Presenting the final product Ashwath was selec
微信扫描分享本文到朋友圈
扫码关注5G通信官方公众号,免费领取以下5G精品资料
5G通信公众号
  • 1、回复“YD5GAI”免费领取《中国移动:5G网络AI应用典型场景技术解决方案白皮书》
  • 2、回复“5G6G”免费领取《5G_6G毫米波测试技术白皮书-2022_03-21》
  • 3、回复“YD6G”免费领取《中国移动:6G至简无线接入网白皮书》
  • 4、回复“LTBPS”免费领取《《中国联通5G终端白皮书》》
  • 5、回复“ZGDX”免费领取《中国电信5GNTN技术白皮书》
  • 6、回复“TXSB”免费领取《通信设备安装工程施工工艺图解》
  • 7、回复“YDSL”免费领取《中国移动算力并网白皮书》
  • 8、回复“5GX3”免费领取《R1623501-g605G的系统架构1》
  • 本周热点本月热点
    通信人才网

    最热通信招聘

    更多