词语解释
RGMII(Reduced Gigabit Media Independent Interface),即缩减型千兆介质独立接口,是一种网络接口标准,由美国Intel公司于2001年提出,是一种网络接口标准,用于将千兆以太网控制器连接到网络系统中的其他元件,如以太网PHY(物理层)、交换机、路由器等。 RGMII是一种非常灵活的接口标准,它支持多种传输模式,可以满足不同的应用场景。RGMII接口可以支持千兆以太网,并且可以支持不同的数据速率,如10 Mbps、100 Mbps、1000 Mbps等。RGMII接口可以支持千兆以太网,并且可以支持不同的数据速率,如10 Mbps、100 Mbps、1000 Mbps等。 RGMII接口的应用非常广泛,主要用于将以太网控制器连接到网络系统中的其他元件,如以太网PHY(物理层)、交换机、路由器等。RGMII接口可以支持多种网络设备,如以太网交换机、路由器、网络存储设备、网络安全设备等,可以满足不同的网络应用场景。 RGMII接口还可以支持其他的千兆以太网应用,如光纤网络、蓝牙网络、无线网络、局域网等,可以满足不同的应用需求。RGMII接口还可以支持多种千兆以太网应用,如以太网桥接、以太网虚拟专用网络(VLAN)、以太网路由器、以太网负载均衡器等。 RGMII接口的优势在于其灵活性和可扩展性,可以支持多种应用场景,满足不同的网络需求。RGMII接口的另一个优势在于它的低功耗特性,可以有效降低网络系统的功耗,提高系统的效率。 总之,RGMII接口是一种灵活的网络接口标准,可以支持多种应用场景,满足不同的网络需求,具有良好的可扩展性和低功耗特性,是一种非常有用的网络接口标准。 简化的吉比特媒体独立接口称为RGMII(Reduced Gigabit Media Independent Interface)。采用RGMII的目的是降低电路成本,使实现这种接口的器件的引脚数从22个减少到12个。 RGMII is a reduced pin count interface that can simplify design by reducing the interface pin count from the 25pins used in the GMII interface to 12. It can lower system cost compared to existing GMII or TBI interfaces by reducing the number of layers required to route high density networking solutions. Using RGMII, fewer pins are required for the MAC/switch ASIC, which can reduce the MAC/switch cost by enabling smaller die sizes than would be possible with GMII or TBI. However, the RGMII specification calls for a timing delay on both the receive signal and the transmit signal for each port that must be implemented in a board level trace. These trace lengths are typically arranged in a spiral on the board that takes approximately one square inch of board space per trace. Broadcom offers an alternative timing solution that eliminates the need for the timing delay traces. Assuming a one-inch space requirement per trace for both transmit and receive signals on 48 ports, elimination of the timing delay traces can save 96 square inches of layout space.
简化的吉比特媒体独立接口称为RGMII(Reduced Gigabit Media Independent Interface)。采用RGMII的目的是降低电路成本,使实现这种接口的器件的引脚数从22个减少到12个。 RGMII is a reduced pin count interface that can simplify design by reducing the interface pin count from the 25pins used in the GMII interface to 12. It can lower system cost compared to existing GMII or TBI interfaces by reducing the number of layers required to route high density networking solutions. Using RGMII, fewer pins are required for the MAC/switch ASIC, which can reduce the MAC/switch cost by enabling smaller die sizes than would be possible with GMII or TBI. However, the RGMII specification calls for a timing delay on both the receive signal and the transmit signal for each port that must be implemented in a board level trace. These trace lengths are typically arranged in a spiral on the board that takes approximately one square inch of board space per trace. Broadcom offers an alternative timing solution that eliminates the need for the timing delay traces. Assuming a one-inch space requirement per trace for both transmit and receive signals on 48 ports, elimination of the timing delay traces can save 96 square inches of layout space.
抱歉,此页面的内容受版权保护,复制需扣除次数,次数不足时需付费购买。
如需下载请点击:点击此处下载
扫码付费即可复制
VPRN | 电信能力 | 点击 | SingleRAN | HSPA | 干扰 | dispatch | RFC2544 | 军事通信 | 无线个域网 | SEC | 短信平台 |